17 April, 2019

Crowne Plaza Hotel Century Park, Shanghai, China

Event Details

MP Associates, Inc.

WEDNESDAY April 18, 1:00pm - 2:30pm | Ballroom B
EVENT TYPE: DV TUTORIAL

SESSION 4T
Synopsys FPGA Platform – Enabling Significant Productivity Gains in Design, Verification and Debug of FPGA-based Designs
Speaker:
Leon Yin - Synopsys, Inc.
The size and complexity of FPGA designs are getting larger with each design and designers are asked to achieve more with less. As the complexity grows, FPGA designers are under increasing pressure to accelerate designs, which has the potential cause more bug escapes. This means that FPGA designers need to segment the design flow into multiple phases to gain productivity improvements at each phase. This flow includes planning, static and formal verification, simulation synthesis and system debug, and FPGA designers need sophisticated solutions to help automate and accelerate the overall design flow with the goal of finding and fixing bugs faster with the highest performance in the smallest area. 
 
This tutorial will detail how Synopsys solutions provide designers with industry leading tools along with native integrations, faster performance and technology advancements, to achieve the fastest time to market and highest quality FPGA designs.
 

Thank you to our Sponsor: